ASN

Archive of memory

IBM will produce Micron’s Hybrid Memory Cube (HMC) in the debut of the first commercial, 3D chip-making Thumbnail

IBM will produce Micron’s Hybrid Memory Cube (HMC) in the debut of the first commercial, 3D chip-making

Posted on December 12, 2011
In Industry Buzz
Tagged with , , , ,

IBM will produce Micron‘s Hybrid Memory Cube (HMC) in the debut of the first commercial, 3D chip-making. HMC parts will be manufactured at IBM’s advanced semiconductor fab in East Fishkill, N.Y., using the company’s 32nm SOI HKMG process technology.

Continue ReadingLeave a Comment
Considerations for Bulk CMOS to FD-SOI Design Porting – Key Excerpts Thumbnail

Considerations for Bulk CMOS to FD-SOI Design Porting – Key Excerpts

Posted on December 5, 2011
In ASN #18, Special supplement: SOI Industry Consortium
Tagged with , , , , , ,

The latest white paper from SOI Consortium members is loaded with technical information. The full paper is available on the website. Here are some of the highlights. In approaching a bulk-to-FD-SOI port, different perspectives can be taken: IP Porting: The focus may be to easily port the libraries and other IP available in Bulk to …

Continue ReadingLeave a Comment
IBM will produce the CPUs for Nintendo’s hot new Wii U on 45nm SOI Thumbnail

IBM will produce the CPUs for Nintendo’s hot new Wii U on 45nm SOI

Posted on June 13, 2011
In Industry Buzz
Tagged with , , , , , ,

Leveraging its Power Architecture, IBM will produce the CPUs for Nintendo‘s hot new Wii U on 45nm SOI.  IBM’s unique embedded DRAM on SOI (see ASN6) triples the amount of memory on a single chip, feeding the multi-core processor large chunks of data for a smooth and extreme entertainment experience. The Wii U hits store …

Continue ReadingLeave a Comment

Honeywell Aerospace

Posted on December 4, 2009
In Industry Buzz
Tagged with , , , ,

Honeywell Aerospace has introduced the HXSR06432, a high-performance SRAM on 150nm SOI. It is designed for use in low voltage systems operating in radiation sensitive environments.

Continue ReadingLeave a Comment

LogicVision’s ETMemory™

Posted on May 27, 2009
In Industry Buzz
Tagged with ,

IBM is including LogicVision’s ETMemory™ memory built-in self test (BIST) and on-chip self-repair solution for embedded memory test and yield improvement within its advanced 45nm SOI foundry flow. The ETMemory solution will be recommended by IBM to its 45nm SOI customers to help them in their own design work.

Continue ReadingLeave a Comment

In what may represent a major DRAM bitcell change

Posted on October 31, 2007
In Industry Buzz
Tagged with ,

In what may represent a major DRAM bitcell change, Hynix has agreed to license ISi’s single transistor bitcell Z-RAM™ for use in its DRAM chips.

Continue ReadingLeave a Comment
SOI for Memory Applications Thumbnail

SOI for Memory Applications

Posted by Dr. Mohamad SHASHEEN (Soitec) on October 31, 2007
In Advanced Substrate Corners, ASN #8, R&D/Labnews
Tagged with , ,

SOI-based memory reverses cache crunch and simplifies DRAM scaling, boosting performance and reducing cost. Memory today represents about 25% of the estimated $260B worldwide semiconductor market. The two dominant players are DRAM (56%) and FLASH (33%). Further, memory in the form of embedded SRAM cache is becoming the dominant area user and technology driver for …

Continue ReadingLeave a Comment

ISi says its new Z-RAM Gen2 high-density

Posted on May 11, 2007
In Industry Buzz
Tagged with , ,

• ISi says its new Z-RAM Gen2 high-density, SOI-based memory IP, which is twice as fast as the previous generation and massively lowers memory read/write power, has been licensed to AMD.

Continue ReadingLeave a Comment
Floating Body RAM Becomes an Industrial Reality Thumbnail

Floating Body RAM Becomes an Industrial Reality

Posted by Dr. Takeshi HAMAMOTO (Toshiba Corporation) on December 6, 2006
In ASN #6, Design & Manufacturing, In & Around Our Industry
Tagged with , , ,

Toshiba has successfully developed a high-performance, high-density, low-cost 128Mb FBRAM. FBRAM is Random Access Memory (RAM) with a Floating Body Cell (FBC). It is a capacitor-less DRAM cell consisting of a MOSFET on an SOI wafer. Data “1” and Data “0” are distinguished by the hole density in the floating body of the MOSFET.

Continue ReadingLeave a Comment
Embedded Memories in SOI Thumbnail

Embedded Memories in SOI

Posted by Subramanian S. IYER (IBM) on December 6, 2006
In ASN #6, Design & Manufacturing, In & Around Our Industry
Tagged with , , , , ,

Embedded DRAM on SOI is set to proliferate at the 45nm node. Embedded memory now occupies close to 75% of the total chip area. Until a few years ago, this memory was exclusively SRAM, but more recently the industry has seen a significant transition to embedded DRAMs (eDRAMs).

Continue ReadingLeave a Comment