ASN

Archive of Leti

IEEE SOI-3D-Subthreshold Conference (S3S, Oct. Sonoma, CA) Welcoming Papers til mid-May Thumbnail

IEEE SOI-3D-Subthreshold Conference (S3S, Oct. Sonoma, CA) Welcoming Papers til mid-May

Posted by on April 27, 2015
In Conferences
Tagged with , , , , , , , , , , , , , , , , , ,

The IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (IEEE S3S) is welcoming papers until May 18, 2015. Last year, the second edition of the IEEE S3S conference, founded upon the co-location of the IEEE International SOI Conference and the IEEE Subthreshold Microelectronics Conference was a great success targetting key topics and attracting even more participants than […]

Continue ReadingLeave a Comment
Newest Leti Compact Model for FD-SOI Further Improves Predictability and Accuracy Thumbnail

Newest Leti Compact Model for FD-SOI Further Improves Predictability and Accuracy

Posted on April 21, 2015
In Industry Buzz
Tagged with , , , , , , , , , ,

CEA-Leti’s newest version of its advanced compact model for FD-SOI is now available in all major SPICE simulators (get the press release here). The Leti-UTSOI2.1 is the latest version of Leti’s compact model for FD-SOI, which was first released in 2013. (Compact models of transistors and other elementary devices are used to predict the behavior […]

Continue ReadingLeave a Comment
Interview (Leti): How a new platform helps designers get the most out of FD-SOI for IoT, ULP Thumbnail

Interview (Leti): How a new platform helps designers get the most out of FD-SOI for IoT, ULP

Posted on April 9, 2015
In Design & Manufacturing, News & Viewpoints
Tagged with , , , , , , , ,

A driving force in FD-SOI, Leti recently announced a service called Silicon Impulse®, a new FD-SOI platform for IoT & ultra-low-power (ULP) apps that helps start-ups, SMEs and large companies evaluate, design, prototype & move to volume. Olivier Thomas, who’s in charge of the program and Ali Erdengiz, who’s Business Development Manager for Leti explain […]

Continue ReadingLeave a Comment
European R&D Leaders Team on SOI-MEMS Platform for Industry, SME’s Thumbnail

European R&D Leaders Team on SOI-MEMS Platform for Industry, SME’s

Posted on March 27, 2015
In Industry Buzz
Tagged with , , , , , , , , ,

The Heterogeneous Technology Alliance (HTA), a coalition of top European R&D organizations, is offering an SOI-MEMS platform. Looking to bridge the gap between academia and industry, this technological platform pools the SOI-MEMS expertise, capabilities and fabrication facilities of Leti (France), Fraunhofer (Germany), CSEM (Switzerland) and VTT (Finland). The main focus of HTA (click here for […]

Continue ReadingLeave a Comment
2015 – Turning the Tables for FD-SOI, RF-SOI and More Thumbnail

2015 – Turning the Tables for FD-SOI, RF-SOI and More

Posted by on January 22, 2015
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , ,

If current momentum is any indication, 2015 will be the year the tables turn in favor of FD-SOI designs (with a big shout-out to IoT).  The RF-SOI juggernaut will continue cutting an enormous swath through the mobile market.   Attention to the exciting possibilities of monolithic 3D (M3D) technology (like Leti’s “CoolCube”) will continue to grow, […]

Continue ReadingLeave a Comment
Leti’s M3D, now dubbed “CoolCube”, featured in EETimes Thumbnail

Leti’s M3D, now dubbed “CoolCube”, featured in EETimes

Posted on January 22, 2015
In Industry Buzz
Tagged with , , , , , ,

Leti’s monolithic 3D technology, which has now been dubbed “CoolCube”, was featured in a recent EETimes piece.  Entitled True 3D monolithic integration eliminates TSV dependence (click here to read it), the article covers a Leti paper presented during a 3D-VLSI workshop preceding IEDM ’14.  Leti’s Advanced CMOS lab manager Maud Vinet detailed the “cool” process in […]

Continue ReadingLeave a Comment
SOI for MEMS, NEMS, sensors and more at IEDM ’14 (Part 3 of 3 in ASN’s IEDM coverage) Thumbnail

SOI for MEMS, NEMS, sensors and more at IEDM ’14 (Part 3 of 3 in ASN’s IEDM coverage)

Posted by on January 12, 2015
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , , , , , , , , , ,

Important SOI-based developments in MEMS, NEMS (like MEMS but N for nano), sensors and energy harvesting shared the spotlight with advanced CMOS and future devices at IEDM 2014 (15-17 December in San Francisco). IEDM is the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. Here in Part 3, we’ll […]

Continue ReadingLeave a Comment
SOI-based future device structures at IEDM ’14 (Part 2 of 3 in ASN’s IEDM coverage) Thumbnail

SOI-based future device structures at IEDM ’14 (Part 2 of 3 in ASN’s IEDM coverage)

Posted by on January 9, 2015
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , , , , ,

Beyond FD-SOI and FinFETs, important SOI-based developments in advanced device architectures including nanowires (NW), gate all around (GAA) and other FET structures shared the spotlight at IEDM 2014 (15-17 December in San Francisco). IEDM is the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. Here in Part 2 of […]

Continue ReadingLeave a Comment
10nm FD-SOI, SOI FinFETs at IEDM ’14 (Part 1 of 3 in ASN’s IEDM coverage) Thumbnail

10nm FD-SOI, SOI FinFETs at IEDM ’14 (Part 1 of 3 in ASN’s IEDM coverage)

Posted by on December 31, 2014
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , ,

FD-SOI at 10nm (and other nodes) as well as SOI FinFETs shared the spotlight at IEDM 2014 (15-17 December in San Francisco), the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. There were about 40 SOI-based papers presented at IEDM. Here in Part 1 of ASN’s IEDM coverage, we […]

Continue ReadingLeave a Comment
SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications Thumbnail

SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications

Posted by and on November 3, 2014
In Conferences
Tagged with , , , , , , , , , , , , , , , , , , , , , , ,

ST further accelerates its FD-SOI ROs* by 2ps/stage, and reduces SRAM’s VMIN by an extra 70mV. IBM shows an apple-to-apple comparison of 10nm FinFETs on Bulk and SOI. AIST improves the energy efficiency of its FPGA by more than 10X and Nikon shows 2 wafers can be bonded with an overlay accuracy better than 250nm. […]

Continue ReadingView Comments (1)