ASN

Archive of GlobalFoundries

Go! FD-SOI Wafer Suppliers Ready for High-Volume Ramp; Atomic-Scale Uniformity Assured Thumbnail

Go! FD-SOI Wafer Suppliers Ready for High-Volume Ramp; Atomic-Scale Uniformity Assured

Posted by on July 21, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , ,

With the great news about FD-SOI foundry offerings from Samsung, ST and now GlobalFoundries, plus the IP availability, the wafer suppliers have chimed in to remind the ecosystem they’re ready to ramp (and have been for a number of years!). So the wafers are ready (and they truly are amazing), the processes ensuring high yield […]

Continue ReadingLeave a Comment
It’s Official! GlobalFoundries Launches 22FDX: 22nm FD-SOI in 4 flavors Thumbnail

It’s Official! GlobalFoundries Launches 22FDX: 22nm FD-SOI in 4 flavors

Posted by on July 14, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , , , ,

With much fanfare, GlobalFoundries has officially announced its 22nm FD-SOI offering. Dubbed “22FDX™”, GF says the platform delivers FinFET-like performance and energy-efficiency at a cost comparable to 28nm planar, targeting mainstream mobile, IoT, RF connectivity and networking markets. Asked by EETimes why FD-SOI here and now, GF’s CEO Sanjay Jha responded, “The mass market is […]

Continue ReadingLeave a Comment
Peregrine Semi Introduces Industry’s First 300mm RF-SOI Platform Thumbnail

Peregrine Semi Introduces Industry’s First 300mm RF-SOI Platform

Posted on July 14, 2015
In Industry Buzz
Tagged with , , , , , , , , , ,

RF-SOI champion Peregrine Semiconductor has introduced the industry’s first 300mm RF-SOI technology. Dubbed UltraCMOS® 11, it is built on GlobalFoundries’ 130 nm 300mm RF technology platform (read full press release here). The UltraCMOS 11 platform will be the foundation for Peregrine’s high volume mobile products and SOI products for other applications. It builds on the […]

Continue ReadingLeave a Comment
GlobalFoundries FD-SOI Webinar 24 June 2015, 10am PST: Be There! Thumbnail

GlobalFoundries FD-SOI Webinar 24 June 2015, 10am PST: Be There!

Posted by on June 13, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , ,

It’s happening! GlobalFoundries is having an FD-SOI technical webinar on the 24th of June 2015. Don’t wait – sign up now – click here to get the registration document. Here’s the information we know so far. Title: Extending Moore’s Law with FD-SOI Technology  Agenda: FD-SOI technology overview Power Performance Area (PPA) advantages Transistor control with […]

Continue ReadingLeave a Comment
Synapse Design CEO Interview: Designs Taping Out for Very High-Volume 28nm FD-SOI SOCs, Production in 2016 Thumbnail

Synapse Design CEO Interview: Designs Taping Out for Very High-Volume 28nm FD-SOI SOCs, Production in 2016

Posted by on April 30, 2015
In Design & Manufacturing, SOI In Action
Tagged with , , , , , , , , , , , , , , , ,

ASN spoke recently with Satish Bagalkotkar, the CEO of Synapse Design, which he co-founded with Devesh Gautam in 2003. With 800+ employees, the firm designs chips for the biggest companies in the industry. He’s very optimistic about FD-SOI. Here’s why. Advanced Substrate News (ASN): How long has Synapse Design been working in FD-SOI? What sorts […]

Continue ReadingLeave a Comment

GlobalFoundries Blogs that IoT Future Is Bright With RF-SOI, FD-SOI

Posted on April 30, 2015
In Industry Buzz
Tagged with , , , , , , , ,

A recent GlobalFoundries blog entitled RF-SOI is IoT’s Future, and the Future is Bright (read it here) says, “RF SOI is a win-win technology option that can improve performance and data speed in smartphones and tablets, and it is expected to play a key role in the Internet of Things applications as well.” The blog […]

Continue ReadingLeave a Comment
Top Silicon Valley Companies Signed Up for FD-SOI & RF-SOI Forum (27 Feb. 2015 in SF, free, registration still open) Thumbnail

Top Silicon Valley Companies Signed Up for FD-SOI & RF-SOI Forum (27 Feb. 2015 in SF, free, registration still open)

Posted by on February 23, 2015
In Conferences, Editor's Blog
Tagged with , , , , , , , , , , , , , , , ,

Name a top Silicon Valley company, and you’ll probably find it on the attendance list of the upcoming FD-SOI & RF-SOI Forum in San Francisco. At the time of this posting, people from over 65 companies are among the hundreds who’ve signed up for this free, all-day event. If you haven’t yet, you can still […]

Continue ReadingLeave a Comment
2015 – Turning the Tables for FD-SOI, RF-SOI and More Thumbnail

2015 – Turning the Tables for FD-SOI, RF-SOI and More

Posted by on January 22, 2015
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , ,

If current momentum is any indication, 2015 will be the year the tables turn in favor of FD-SOI designs (with a big shout-out to IoT).  The RF-SOI juggernaut will continue cutting an enormous swath through the mobile market.   Attention to the exciting possibilities of monolithic 3D (M3D) technology (like Leti’s “CoolCube”) will continue to grow, […]

Continue ReadingLeave a Comment

Strong uptick in FD-SOI patent activity, according to KnowMade report

Posted on January 9, 2015
In Industry Buzz
Tagged with , , , , , , , ,

There’s been a significant uptick in patents related to fully-depleted SOI, according to a new report by KnowMade (click here to get the report brochure).  The report looks at both FD-SOI and SOI-FinFETs (both of which are fully depleted technologies).  More than 740 patent families have been published to date, of which planar FD-SOI accounts for 340 families.  Following a […]

Continue ReadingLeave a Comment
SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications Thumbnail

SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications

Posted by and on November 3, 2014
In Conferences
Tagged with , , , , , , , , , , , , , , , , , , , , , , ,

ST further accelerates its FD-SOI ROs* by 2ps/stage, and reduces SRAM’s VMIN by an extra 70mV. IBM shows an apple-to-apple comparison of 10nm FinFETs on Bulk and SOI. AIST improves the energy efficiency of its FPGA by more than 10X and Nikon shows 2 wafers can be bonded with an overlay accuracy better than 250nm. […]

Continue ReadingView Comments (1)