ASN

Archive of FD-SOI

STMicroeletronics announced its 28nm FD-SOI Technology is ready for manufacturing in its leading-edge Crolles fab Thumbnail

STMicroeletronics announced its 28nm FD-SOI Technology is ready for manufacturing in its leading-edge Crolles fab

Posted on December 12, 2012
In Industry Buzz
Tagged with , , , , , , , ,

STMicroeletronics announced its 28nm FD-SOI Technology is ready for manufacturing in its leading-edge Crolles fab.  At the SOI Consortium FD Symposium,  ST presented silicon-verified process technology that delivers 30% higher speed and up to 50% improvement in power.  ST’s FD-SOI Technology Platform encompasses the availability of a feature-complete and silicon-verified Design Platform, including the full …

Continue ReadingLeave a Comment
The Transition to Fully Depleted Thumbnail

The Transition to Fully Depleted

Posted by (SOI Industry Consortium) on December 12, 2012
In ASN #20, Special supplement: SOI Industry Consortium
Tagged with , , , , , ,

The SOI Industry Consortium is actively engaged in supporting the industry’s transition to fully-depleted (FD) technologies. FD technologies offer: better electrostatics, so you’ve got stronger gate control; and lower channel doping, which enables better SRAMs that can operate stably at lower supply voltages – resulting in power savings of up to 40%. There are two …

Continue ReadingLeave a Comment
Four researchers from STMicroelectronics and Leti have received the 2012 Général Ferrié Award Thumbnail

Four researchers from STMicroelectronics and Leti have received the 2012 Général Ferrié Award

Posted on December 10, 2012
In Industry Buzz
Tagged with , , , ,

For their work on FD-SOI, four researchers from STMicroelectronics and Leti have received the 2012 Général Ferrié Award, considered the highest award in electronics R&D in France.  Claire Fenouillet-Béranger and Olivier Faynot from Leti, and Stéphane Monfray and Frédéric Bœuf from ST are credited with validating the technological choice for FD-SOI, while also enabling its …

Continue ReadingLeave a Comment
Want Silicon Proof? Check Out the Fully-Depleted Tech Symposium During SF/IEDM Thumbnail

Want Silicon Proof? Check Out the Fully-Depleted Tech Symposium During SF/IEDM

Posted by on December 4, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , ,

If you want to cut through the noise surrounding the choices for 28nm and beyond, an excellent place to start is the SOI Consortium’s Fully Depleted Technology Symposium. As a member of the design and manufacturing communities, this is your chance to see and hear what industry leaders are actually doing. Planar? FinFET? The Consortium’s …

Continue ReadingLeave a Comment
Which wafers for energy-efficient, fully-depleted transistor technologies? Thumbnail

Which wafers for energy-efficient, fully-depleted transistor technologies?

Posted by (Soitec) on November 21, 2012
In ASN #20, Design & Manufacturing, In & Around Our Industry
Tagged with , , , , , , , ,

To drive the competitiveness of PCs, smartphones and other leading-edge devices, the electronics industry has relied for decades on the continued miniaturization of the multitude of transistors integrated in the chips at the heart of those products. However, at the tiny dimensions transistors are reaching today, conventional technology is becoming ineffective to satisfactorily combine higher …

Continue ReadingLeave a Comment
IBS Study Concludes FD-SOI Most Cost-Effective Technology Choice at 28nm and 20nm Thumbnail

IBS Study Concludes FD-SOI Most Cost-Effective Technology Choice at 28nm and 20nm

Posted by (IBS) on November 9, 2012
In ASN #20, News & Viewpoints, SOI In Action
Tagged with , , , , , , , , , ,

In a recent study entitled Economic Impact of the Technology Choices at 28nm/20nm, International Business Strategies (IBS) has found that those companies choosing FD-SOI at 28nm and/or 20nm should benefit from substantial savings in cost-per-die (see figure). For a technology to be utilized in high-volume production, costs must be lower than previous generations of technology. …

Continue ReadingLeave a Comment
Go Ahead – Take 28nm FD-SOI Out for a Test Drive Thumbnail

Go Ahead – Take 28nm FD-SOI Out for a Test Drive

Posted by on October 31, 2012
In ASN #20, Editor's Blog, In & Around Our Industry
Tagged with , , , , , , , , , , , ,

CMP is offering multi-project wafer runs of ST’s 28nm FD-SOI technology on Soitec wafers with Leti models. It’s the same technology that GF will be rolling out in high-volume next year. This article details how it works, and what it includes. What would a port to 28nm FD-SOI do for your design? A recent announcement by …

Continue ReadingLeave a Comment
Wafer Leaders Extend Basis for Global SOI Supply Thumbnail

Wafer Leaders Extend Basis for Global SOI Supply

Posted by on October 10, 2012
In ASN #20, Editor's Blog, In & Around Our Industry
Tagged with , , , , , , , , , , , , , , , , , , , ,

It’s a bright green light from the world leaders in SOI wafer capacity. Soitec, the world leader in SOI wafer production, and long-time partner Shin-Etsu Handatai (SEH), the world’s biggest producer of silicon wafers, have extended their licensing agreement and expanded their technology cooperation. SEH is a $12.7 billion company, supplying over 20% of the …

Continue ReadingLeave a Comment
EXCLUSIVE ASN INTERVIEW: ST’s Jean-Marc Chery on FD-SOI Manufacturing Thumbnail

EXCLUSIVE ASN INTERVIEW: ST’s Jean-Marc Chery on FD-SOI Manufacturing

Posted on October 1, 2012
In ASN #20, News & Viewpoints, SOI In Action
Tagged with , , , , , , , , , , , , , ,

In the spring of 2012, STMicroelectronics announced the company would be manufacturing ST-Ericsson’s next-generation (and very successful) NovaThor ARM-based smartphone/tablet processors using 28nm FD-SOI process technology. With first samples coming out this fall, ASN talks to Jean-Marc Chery, Executive Vice President, General Manager Digital Sector, Chief Technology & Manufacturing Officer, STMicroelectronics about the manufacturing process …

Continue ReadingLeave a Comment
Spotlight on FD-SOI & FinFETs at Upcoming IEEE SOI Conference<br />(1-4 Oct. in Napa – register by 17 Sept. for best rate) Thumbnail

Spotlight on FD-SOI & FinFETs at Upcoming IEEE SOI Conference
(1-4 Oct. in Napa – register by 17 Sept. for best rate)

Posted on September 14, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,

The 38th annual SOI Conference is coming up in just a few weeks. Sponsored by IEEE Electron Devices Society, this is the only dedicated SOI conference covering the full technology chain from materials to devices, circuits and system applications. Chaired this year by Gosia Jurczak (manager of the Memories Program at imec), this excellent conference …

Continue ReadingLeave a Comment