ASN

Archive of 20nm

ST’s Cesana Further Explains FD-SOI Biasing & More in On-line Discussions and LinkedIn Groups Thumbnail

ST’s Cesana Further Explains FD-SOI Biasing & More in On-line Discussions and LinkedIn Groups

Posted by on February 4, 2013
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , , , ,

The YouTube video Introduction to FD-SOI by STMicroelectronics and ST-Ericsson has generated enormous coverage in the press as well as in-depth discussions across various user groups in LinkedIn.  In its first two weeks, it had over 3000 YouTube views, and LinkedIn postings of it generated over 50 Likes and Comments in a single group. As …

Continue ReadingLeave a Comment
IBS Study Concludes FD-SOI Most Cost-Effective Technology Choice at 28nm and 20nm Thumbnail

IBS Study Concludes FD-SOI Most Cost-Effective Technology Choice at 28nm and 20nm

Posted by (IBS) on November 9, 2012
In ASN #20, News & Viewpoints, SOI In Action
Tagged with , , , , , , , , , ,

In a recent study entitled Economic Impact of the Technology Choices at 28nm/20nm, International Business Strategies (IBS) has found that those companies choosing FD-SOI at 28nm and/or 20nm should benefit from substantial savings in cost-per-die (see figure). For a technology to be utilized in high-volume production, costs must be lower than previous generations of technology. …

Continue ReadingLeave a Comment
Go Ahead – Take 28nm FD-SOI Out for a Test Drive Thumbnail

Go Ahead – Take 28nm FD-SOI Out for a Test Drive

Posted by on October 31, 2012
In ASN #20, Editor's Blog, In & Around Our Industry
Tagged with , , , , , , , , , , , ,

CMP is offering multi-project wafer runs of ST’s 28nm FD-SOI technology on Soitec wafers with Leti models. It’s the same technology that GF will be rolling out in high-volume next year. This article details how it works, and what it includes. What would a port to 28nm FD-SOI do for your design? A recent announcement by …

Continue ReadingLeave a Comment
EXCLUSIVE ASN INTERVIEW: ST’s Jean-Marc Chery on FD-SOI Manufacturing Thumbnail

EXCLUSIVE ASN INTERVIEW: ST’s Jean-Marc Chery on FD-SOI Manufacturing

Posted on October 1, 2012
In ASN #20, News & Viewpoints, SOI In Action
Tagged with , , , , , , , , , , , , , ,

In the spring of 2012, STMicroelectronics announced the company would be manufacturing ST-Ericsson’s next-generation (and very successful) NovaThor ARM-based smartphone/tablet processors using 28nm FD-SOI process technology. With first samples coming out this fall, ASN talks to Jean-Marc Chery, Executive Vice President, General Manager Digital Sector, Chief Technology & Manufacturing Officer, STMicroelectronics about the manufacturing process …

Continue ReadingLeave a Comment
Spotlight on FD-SOI & FinFETs at Upcoming IEEE SOI Conference<br />(1-4 Oct. in Napa – register by 17 Sept. for best rate) Thumbnail

Spotlight on FD-SOI & FinFETs at Upcoming IEEE SOI Conference
(1-4 Oct. in Napa – register by 17 Sept. for best rate)

Posted on September 14, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,

The 38th annual SOI Conference is coming up in just a few weeks. Sponsored by IEEE Electron Devices Society, this is the only dedicated SOI conference covering the full technology chain from materials to devices, circuits and system applications. Chaired this year by Gosia Jurczak (manager of the Memories Program at imec), this excellent conference …

Continue ReadingLeave a Comment

Power & Performance: GSS Sees SOI Advantages for FinFETS

Posted by on August 31, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , , , , ,

Are FinFETs better on SOI? In a series of papers, high-profile blogs and subsequent media coverage, Gold Standard Simulations (aka GSS) has indicated that, yes, FinFETs should indeed be better on SOI. To those of us not deeply involved in the research world, much of this may seem to come out of nowhere.  But there’s …

Continue ReadingLeave a Comment
Roundup: FD-SOI & Ecosystem Shine at Semicon West Thumbnail

Roundup: FD-SOI & Ecosystem Shine at Semicon West

Posted by on July 16, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , , ,

A major highlight at this year’s Semicon West in San Francisco was a panel discussion by industry thought-leaders gathered to discuss the current challenges facing the mobile industry.  It was an impressive line-up of key players from the ecosystem at the forefront of fully-depleted, SOI based technologies, including: ARM: Ron Moore – Director of Strategic …

Continue ReadingLeave a Comment
GlobalFoundries to Fab 28/20nm FD-SOI Chips for ST; ST Technology Open to Other GF Customers Thumbnail

GlobalFoundries to Fab 28/20nm FD-SOI Chips for ST; ST Technology Open to Other GF Customers

Posted by on June 13, 2012
In Editor's Blog
Tagged with , , , , , , , , , , , ,

Two big pieces of news have just been announced by STMicroelectronics: to supplement in-house production at Crolles, the company has tapped GlobalFoundries for high-volume production of 28nm then 20nm FD-SOI mobile devices; ST will open access to its FD-SOI technology to GlobalFoundries’ other customers. The high-volume manufacturing will kick off with ST-Ericsson’s ARM-based 28nm NovaThor. …

Continue ReadingView Comments (2)
Leti: Adding Strain to FD-SOI for 20nm and Beyond Thumbnail

Leti: Adding Strain to FD-SOI for 20nm and Beyond

Posted by and (CEA-Leti) on April 30, 2012
In Advanced Substrate Corners, ASN #19, R&D/Labnews
Tagged with , , , , , , , , , , , , , ,

Work at Leti shows that strain is an effective booster for high-performance at future nodes. The outstanding electrostatic performance already reported for planar FD-SOI technology can be improved by the use of ION boosters in order to target-high performance applications, as already demonstrated in the past. As illustrated in Figure 1, strain can be incorporated …

Continue ReadingView Comments (1)
ST White Paper Excerpts: Planar Fully-Depleted Silicon Technology to Design Competitive SOCs at 28nm and Beyond Thumbnail

ST White Paper Excerpts: Planar Fully-Depleted Silicon Technology to Design Competitive SOCs at 28nm and Beyond

Posted by , and (Soitec) on April 24, 2012
In ASN #19, Design & Manufacturing, In & Around Our Industry
Tagged with , , , , , , , , , , , , , , , , , , , , ,

STMicroelectronics recently issued a major white paper detailing the choice of FD-SOI for consumer SOCs at 28nm and beyond. This article excerpts some of the highlights. From “Planar Fully-Depleted Silicon Technology to Design Competitive SOC at 28nm and Beyond” (White paper by STMicroelectronics and Soitec): “ FD-SOI Executive Summary Planar FD is a promising technology …

Continue ReadingLeave a Comment