ASN

Archive of Special supplement: SOI Industry Consortium

SOI Industry Consortium

The Transition to Fully Depleted Thumbnail

The Transition to Fully Depleted

Posted by (SOI Industry Consortium) on December 12, 2012
In ASN #20, Special supplement: SOI Industry Consortium
Tagged with , , , , , ,

The SOI Industry Consortium is actively engaged in supporting the industry’s transition to fully-depleted (FD) technologies. FD technologies offer: better electrostatics, so you’ve got stronger gate control; and lower channel doping, which enables better SRAMs that can operate stably at lower supply voltages – resulting in power savings of up to 40%. There are two […]

Continue ReadingLeave a Comment
Consortium Website – What’s New Thumbnail

Consortium Website – What’s New

Posted on May 2, 2012
In ASN #19, Special supplement: SOI Industry Consortium

Presentations At the SOI Consortium’s 6th FD-SOI workshop (held just after ISSCC), excellent talks were given by STMicroelectronics, IBM, ARM, Leti, Soitec, Accelicon and UC Berkeley. Most of the presentations are freely available for downloading from the SOI Consortium website. As Horacio Mendez, Executive Director of the SOI Consortium concluded, this workshop was great. “We’ve […]

Continue ReadingLeave a Comment
FD-SOI – A Look at Consortium Benchmarking Results Thumbnail

FD-SOI – A Look at Consortium Benchmarking Results

Posted on May 2, 2012
In ASN #19, Special supplement: SOI Industry Consortium

STMicroelectronics, IBM, ARM, GLOBALFOUNDRIES, Soitec and other leading semiconductor companies in the SOI Consortium recently participated in a benchmarking study. Each tackling different aspects, they detailed the interest of planar FD-SOI as early as the 28nm and 20nm technology nodes, in terms of performance, power and manufacturability. The joint research was performed by using an […]

Continue ReadingLeave a Comment
Considerations for Bulk CMOS to FD-SOI Design Porting – Key Excerpts Thumbnail

Considerations for Bulk CMOS to FD-SOI Design Porting – Key Excerpts

Posted on December 5, 2011
In ASN #18, Special supplement: SOI Industry Consortium
Tagged with , , , , , ,

The latest white paper from SOI Consortium members is loaded with technical information. The full paper is available on the website. Here are some of the highlights. In approaching a bulk-to-FD-SOI port, different perspectives can be taken: IP Porting: The focus may be to easily port the libraries and other IP available in Bulk to […]

Continue ReadingLeave a Comment

Charting the Way for Porting SOCs to FD-SOI

Posted by (SOI Industry Consortium) on November 24, 2011
In ASN #18, Special supplement: SOI Industry Consortium

Members of the SOI Consortium have released a major white paper addressing the porting of SOC designs from bulk to FD-SOI. SOC designers face a critical juncture at 20/22nm. Choices must be made whether to stay on bulk CMOS, change to a FinFET architecture, or move to planar, fully-depleted (FD) SOI-based CMOS. Power management and […]

Continue ReadingLeave a Comment
FD-SOI update Thumbnail

FD-SOI update

Posted by (SOI Industry Consortium) on May 27, 2011
In ASN #17, Special supplement: SOI Industry Consortium
Tagged with ,

Data indicates that fully-depleted (FD) SOI offers an ideal combination for achieving ultra-low-power, high-performance and cost-effective manufacturability. Companies in the SOI Consortium are working together on furthering the development and technology evaluations. February Results at the Circuit Level A group of companies within the SOI Consortium (ARM, Global Foundries, IBM, SOITEC, ST and Leti), have […]

Continue ReadingLeave a Comment
FD-SOI: A Quick Backgrounder Thumbnail

FD-SOI: A Quick Backgrounder

Posted on May 27, 2011
In ASN #17, Special supplement: SOI Industry Consortium
Tagged with , , , ,

For those new to FD-SOI, here’s a short description of the basic principles. FD SOI transistors are constructed on an ultrathin Silicon layer (< 10nm) set on the top of an ultra-thin BOX (thickness <20nm). This architecture represents a fundamental difference from previous generations of SOI and offers a distinct improvement in power, performance and […]

Continue ReadingLeave a Comment
5th FD-SOI Workshop (Taiwan) Thumbnail

5th FD-SOI Workshop (Taiwan)

Posted on May 27, 2011
In ASN #17, Special supplement: SOI Industry Consortium
Tagged with ,

Following the April 2011 VLSI-TSA and VLSI-DAT conferences in Hsinchu, Taiwan, the SOI Consortium hosted the fifth in its series of FD-SOI Workshops. All the presentations (as well as presentations from the previous workshops) can be downloaded from the Consortium website. Here are brief summaries. Introduction (by Horacio Mendez, SOI Consortium): gives an overview of […]

Continue ReadingLeave a Comment

Bulk to SOI Porting Analysis

Posted on May 27, 2011
In ASN #17, Special supplement: SOI Industry Consortium
Tagged with , , , , , , , , , , ,

One of the key projects currently underway within the SOI Consortium is to understand and provide guidance on the advantages and obstacles of porting SoC designs from Bulk to FD-SOI. This project represents a strategic opportunity to help drive the profile of FD SOI and participate in the emergence of this important technology. Objective: Analyze […]

Continue ReadingLeave a Comment
The FD SOI workshop series: A Big Success Thumbnail

The FD SOI workshop series: A Big Success

Posted on December 8, 2010
In ASN #16, Special supplement: SOI Industry Consortium
Tagged with ,

Now in their second year, these information-packed workshops are bringing in the key decision makers, and gathering ecosystem support. In partnership with our members and complementary organizations in research, academia and industry, the SOI Industry Consortium has been organizing a series of workshops on FD SOI. The goal is to provide the highest levels of […]

Continue ReadingLeave a Comment