ASN

Archive of ASN #19

Consortium Website – What’s New Thumbnail

Consortium Website – What’s New

Posted on May 2, 2012
In ASN #19, Special supplement: SOI Industry Consortium

Presentations At the SOI Consortium’s 6th FD-SOI workshop (held just after ISSCC), excellent talks were given by STMicroelectronics, IBM, ARM, Leti, Soitec, Accelicon and UC Berkeley. Most of the presentations are freely available for downloading from the SOI Consortium website. As Horacio Mendez, Executive Director of the SOI Consortium concluded, this workshop was great. “We’ve […]

Continue ReadingLeave a Comment
FD-SOI – A Look at Consortium Benchmarking Results Thumbnail

FD-SOI – A Look at Consortium Benchmarking Results

Posted on May 2, 2012
In ASN #19, Special supplement: SOI Industry Consortium

STMicroelectronics, IBM, ARM, GLOBALFOUNDRIES, Soitec and other leading semiconductor companies in the SOI Consortium recently participated in a benchmarking study. Each tackling different aspects, they detailed the interest of planar FD-SOI as early as the 28nm and 20nm technology nodes, in terms of performance, power and manufacturability. The joint research was performed by using an […]

Continue ReadingLeave a Comment
Leti: Adding Strain to FD-SOI for 20nm and Beyond Thumbnail

Leti: Adding Strain to FD-SOI for 20nm and Beyond

Posted by and (CEA-Leti) on April 30, 2012
In Advanced Substrate Corners, ASN #19, R&D/Labnews
Tagged with , , , , , , , , , , , , , ,

Work at Leti shows that strain is an effective booster for high-performance at future nodes. The outstanding electrostatic performance already reported for planar FD-SOI technology can be improved by the use of ION boosters in order to target-high performance applications, as already demonstrated in the past. As illustrated in Figure 1, strain can be incorporated […]

Continue ReadingView Comments (1)
ST White Paper Excerpts: Planar Fully-Depleted Silicon Technology to Design Competitive SOCs at 28nm and Beyond Thumbnail

ST White Paper Excerpts: Planar Fully-Depleted Silicon Technology to Design Competitive SOCs at 28nm and Beyond

Posted by , and (Soitec) on April 24, 2012
In ASN #19, Design & Manufacturing, In & Around Our Industry
Tagged with , , , , , , , , , , , , , , , , , , , , ,

STMicroelectronics recently issued a major white paper detailing the choice of FD-SOI for consumer SOCs at 28nm and beyond. This article excerpts some of the highlights. From “Planar Fully-Depleted Silicon Technology to Design Competitive SOC at 28nm and Beyond” (White paper by STMicroelectronics and Soitec): “ FD-SOI Executive Summary Planar FD is a promising technology […]

Continue ReadingLeave a Comment
Chenming Hu: SOI Can Empower New Transistors to 10nm and beyond Thumbnail

Chenming Hu: SOI Can Empower New Transistors to 10nm and beyond

Posted by (UC Berkeley) on April 23, 2012
In Advanced Substrate Corners, ASN #19, Professor's Perspective
Tagged with , , , , , , , , ,

FinFET and FD-SOI transistors look different but share a common principal that allows MOSFETs to be scalable to 10nm gate length. The good, old MOSFET is nearing its limits. Scaling issues and dopant-induced variations are leading to high leakage (Ioff) and supply voltage (Vdd),  resulting in excessive  power consumption and design costs. While these challenges […]

Continue ReadingView Comments (1)
Soitec: Wafer Roadmap for Fully Depleted Planar and 3D/FinFET Thumbnail

Soitec: Wafer Roadmap for Fully Depleted Planar and 3D/FinFET

Posted by (Soitec) on April 20, 2012
In ASN #19, Design & Manufacturing, In & Around Our Industry
Tagged with , , , , , , , , , ,

Soitec wafers for FD bridge the planar gap between 28nm and 14nm, then accelerate and simplify the move to 3D architectures. Today’s semiconductor industry is moving through several challenging transitions that are creating a significant opportunity for Soitec to bring incremental value to the market and our customers. With traditional CMOS reaching the end of […]

Continue ReadingView Comments (2)
Interview With ST-Ericsson’s Chief Chip Architect: SOCs on 28nm FD-SOI – When, Why and How Thumbnail

Interview With ST-Ericsson’s Chief Chip Architect: SOCs on 28nm FD-SOI – When, Why and How

Posted on April 6, 2012
In ASN #19, End-User Apps, SOI In Action
Tagged with , , , , , , , , , , , , ,

ST-Ericsson’s Chief Chip Architect Louis Tannyeres talks with ASN about the move to 28nm FD-SOI for smartphones and tablet SOCs.   Advanced Substrate News (ASN): Can you give us a bit of background on the markets you’re addressing? Louis Tannyeres (LT): Founded in 2009, ST-Ericsson is an industry leader in design, development and creation of […]

Continue ReadingLeave a Comment