ASN

Articles by Frederic ALLIBERT

Frederic ALLIBERT

Frederic ALLIBERT has written 4 articles on Advanced Substrate News.

Dr. Allibert is a senior scientist and member of the R&D staff at Soitec. He has supported the development of products and technologies for applications, including FD-SOI, RF, imagers, and high-mobility materials since 1999. As Soitec's assignee at the Albany Nanotech Center (2011-2015), his focus was on substrate technologies for advanced nodes. Since then, he's been exploring substrate-device interactions in various fields of micro-electronics, including RF and logic. In 2016, he is serving as the General Chair of the IEEE S3S Conference.

NXP, Qualcomm, Skyworks to Keynote IoT Theme in Upcoming IEEE SOI-3D-SubVt (S3S) Conference (San Francisco, Oct.’16) – Late News Submissions Open, Advance Program Available Thumbnail

NXP, Qualcomm, Skyworks to Keynote IoT Theme in Upcoming IEEE SOI-3D-SubVt (S3S) Conference (San Francisco, Oct.’16) – Late News Submissions Open, Advance Program Available

Posted by on August 15, 2016
In Conferences, In & Around Our Industry
Tagged with , , , , , , , , , ,

IEEE S3S Conference 10-13 October 2016 Hyatt Regency San Francisco Airport IEEE SOI–3D–Subthreshold Microelectronics Technology Unified Conference Theme: Energy Efficient Technology for the Internet of Things Late News submissions open and Advance Program available The IEEE S3S Conference brings together 3 key technologies that will play a major role in tomorrow’s industry: SOI, 3D integration, […]

Continue ReadingLeave a Comment
SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications Thumbnail

SOI-3D-SubVt (S3S): three central technologies for tomorrow’s mainstream applications

Posted by and on November 3, 2014
In Conferences
Tagged with , , , , , , , , , , , , , , , , , , , , , , ,

ST further accelerates its FD-SOI ROs* by 2ps/stage, and reduces SRAM’s VMIN by an extra 70mV. IBM shows an apple-to-apple comparison of 10nm FinFETs on Bulk and SOI. AIST improves the energy efficiency of its FPGA by more than 10X and Nikon shows 2 wafers can be bonded with an overlay accuracy better than 250nm. […]

Continue ReadingView Comments (1)
2014 IEEE S3S (SOI/3D/SubVt) – Oct. SF – top speakers lined up; paper submissions til 26 May Thumbnail

2014 IEEE S3S (SOI/3D/SubVt) – Oct. SF – top speakers lined up; paper submissions til 26 May

Posted by on May 22, 2014
In Conferences
Tagged with , , , , , , , , , , , , , , , , , , , , , , , , , , ,

IEEE International SOI-3D-Subthreshold Microelectronics Technology Unified Conference 6-9 October 2014 Westin San Francisco Airport, Millbrae, CA The IEEE SOI-3D-Subthreshold Microelectronics Technology Unified Conference (IEEE S3S) is welcoming papers until May 26, 2014 (click here for submission guidelines).   Last year, the first edition of the IEEE S3S conference, founded upon the co-location of the IEEE […]

Continue ReadingLeave a Comment
The IEEE S3S Conference Delivered Impressive Technical Content Thumbnail

The IEEE S3S Conference Delivered Impressive Technical Content

Posted by on November 18, 2013
In Conferences
Tagged with , , , , , , , , , , , , , , , , , , , , , , , , , , , , , , ,

The new IEEE S3S conference promised rich content, as it merged both The IEEE International SOI Conference and the IEEE Subthreshold Microelectronics Conference, completed by an additional track on 3D Integration. The result was an excellent conference, with outstanding presentations from key players in each of the three topics covered. This quality was reflected in the increased attendance: almost 50% more […]

Continue ReadingLeave a Comment