ASN

Articles by Adele HARS

Adele HARS

Adele HARS has written 85 articles on Advanced Substrate News.

Editor-in-Chief at Advanced Substrate News - Director at High Tech International Adele Hars has been the Editor-in-Chief of Advanced Substrate News since its creation in 2005. She has been writing in and around the electronics industry for over 25 years. As a contributing editor, she first wrote about SOI for Semiconductor International in the mid-1990's. Over the years, her work appeared in EETimes, Design News, Lightwave, Control Engineering, Byte, Computer Graphics World, Automotive Industries, Multichannel News and more. She holds a B.A. from Vassar College.

Yes, Cisco Is Doing a 28nm FD-SOI Chip! (Part 2 of 3, SF Workshop: FD-SOI Panel Discussion) Thumbnail

Yes, Cisco Is Doing a 28nm FD-SOI Chip! (Part 2 of 3, SF Workshop: FD-SOI Panel Discussion)

Posted by on March 5, 2015
In Conferences, Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , , , ,

More good news: Cisco is working on a 28nm FD-SOI chip. This additional boost to FD-SOI momentum was revealed during the Panel Discussion at the recent FD-SOI/RF-SOI Workshop in San Francisco. The EETimes coverage (which also revealed that Freescale’s putting its next-gen iMX7 microprocessor on 28nm FD-SOI – you can read it here) was quickly […]

Continue ReadingLeave a Comment
Big Boost for FD-SOI Momentum Seen at SF Workshop  –  Part 1 of 3: The FD-SOI Presentations (ST, Samsung, EDA & Design Houses) Thumbnail

Big Boost for FD-SOI Momentum Seen at SF Workshop – Part 1 of 3: The FD-SOI Presentations (ST, Samsung, EDA & Design Houses)

Posted by on March 3, 2015
In Conferences, Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , ,

The FD-SOI/RF-SOI Workshop in San Francisco last week was a huge success. Over 150 people from over 80 companies attended the all-day event. There were excellent presentations, animated Q&A sessions, and lots of networking going on over coffee, lunch and cocktails.  It generated excellent press (click here to see the EETimes feature) and lots of […]

Continue ReadingLeave a Comment
Top Silicon Valley Companies Signed Up for FD-SOI & RF-SOI Forum (27 Feb. 2015 in SF, free, registration still open) Thumbnail

Top Silicon Valley Companies Signed Up for FD-SOI & RF-SOI Forum (27 Feb. 2015 in SF, free, registration still open)

Posted by on February 23, 2015
In Conferences, Editor's Blog
Tagged with , , , , , , , , , , , , , , , ,

Name a top Silicon Valley company, and you’ll probably find it on the attendance list of the upcoming FD-SOI & RF-SOI Forum in San Francisco. At the time of this posting, people from over 65 companies are among the hundreds who’ve signed up for this free, all-day event. If you haven’t yet, you can still […]

Continue ReadingLeave a Comment
Tokyo FD-SOI/RF-SOI Workshop (part 2): Sony 1mW FD-SOI GPS steals the show, but great presentations from EDA & design houses, too Thumbnail

Tokyo FD-SOI/RF-SOI Workshop (part 2): Sony 1mW FD-SOI GPS steals the show, but great presentations from EDA & design houses, too

Posted by on February 9, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , , , , ,

The Sony presentation on a 28nm FD-SOI GPS chip for an IoT app, which cut power by 10x (down to 1mW), has gained enormous traction worldwide.  However, that was just one of a dozen excellent presentations made by industry leaders at the recent FD-SOI/RF-SOI workshop in Tokyo. In part 1 of ASN’s coverage of the […]

Continue ReadingLeave a Comment
Tokyo FD-SOI/RF-SOI Workshop (part 1): Samsung, ST presentations & more Thumbnail

Tokyo FD-SOI/RF-SOI Workshop (part 1): Samsung, ST presentations & more

Posted by on February 8, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , ,

A dozen excellent presentations on FD-SOI and RF-SOI were made by industry leaders at the recent workshop in Tokyo. Here in part 1 of ASN’s coverage, we’ll take a quick look at the presentations by Samsung, ST, IBS, IBM and Lapis. In part 2, we’ll look at Sony’s, as well as the presentations from the […]

Continue ReadingLeave a Comment
LTE-A/5G: Bring it on.  Next-gen Soitec eSI90 wafers predict & improve RF performance. Thumbnail

LTE-A/5G: Bring it on. Next-gen Soitec eSI90 wafers predict & improve RF performance.

Posted by on February 2, 2015
In Design & Manufacturing, Editor's Blog
Tagged with , , , , , , , , , , , , , , , , , ,

The folks at SOI wafer maker Soitec have announced an amazing update to their RF wafer line-up, with what they’re calling their eSI90 substrate (read the press release here). As you might expect, it improves on their terrifically successful line of substrates for the RF chips in smartphones and other mobile devices. And now with […]

Continue ReadingLeave a Comment
2015 – Turning the Tables for FD-SOI, RF-SOI and More Thumbnail

2015 – Turning the Tables for FD-SOI, RF-SOI and More

Posted by on January 22, 2015
In Editor's Blog
Tagged with , , , , , , , , , , , , , , , ,

If current momentum is any indication, 2015 will be the year the tables turn in favor of FD-SOI designs (with a big shout-out to IoT).  The RF-SOI juggernaut will continue cutting an enormous swath through the mobile market.   Attention to the exciting possibilities of monolithic 3D (M3D) technology (like Leti’s “CoolCube”) will continue to grow, […]

Continue ReadingLeave a Comment
SOI for MEMS, NEMS, sensors and more at IEDM ’14 (Part 3 of 3 in ASN’s IEDM coverage) Thumbnail

SOI for MEMS, NEMS, sensors and more at IEDM ’14 (Part 3 of 3 in ASN’s IEDM coverage)

Posted by on January 12, 2015
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , , , , , , , , , ,

Important SOI-based developments in MEMS, NEMS (like MEMS but N for nano), sensors and energy harvesting shared the spotlight with advanced CMOS and future devices at IEDM 2014 (15-17 December in San Francisco). IEDM is the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. Here in Part 3, we’ll […]

Continue ReadingLeave a Comment
SOI-based future device structures at IEDM ’14 (Part 2 of 3 in ASN’s IEDM coverage) Thumbnail

SOI-based future device structures at IEDM ’14 (Part 2 of 3 in ASN’s IEDM coverage)

Posted by on January 9, 2015
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , , , , ,

Beyond FD-SOI and FinFETs, important SOI-based developments in advanced device architectures including nanowires (NW), gate all around (GAA) and other FET structures shared the spotlight at IEDM 2014 (15-17 December in San Francisco). IEDM is the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. Here in Part 2 of […]

Continue ReadingLeave a Comment
10nm FD-SOI, SOI FinFETs at IEDM ’14 (Part 1 of 3 in ASN’s IEDM coverage) Thumbnail

10nm FD-SOI, SOI FinFETs at IEDM ’14 (Part 1 of 3 in ASN’s IEDM coverage)

Posted by on December 31, 2014
In Conferences, Paperlinks, R&D/Labnews
Tagged with , , , , , , , , , , , , , , , ,

FD-SOI at 10nm (and other nodes) as well as SOI FinFETs shared the spotlight at IEDM 2014 (15-17 December in San Francisco), the world’s showcase for the most important applied research breakthroughs in transistors and electronics technology. There were about 40 SOI-based papers presented at IEDM. Here in Part 1 of ASN’s IEDM coverage, we […]

Continue ReadingLeave a Comment